Moonbase
← Back to Awards
Directorate for Technology, Innovation, and PartnershipsNSF · NSFNSF

SBIR Phase II: Low-Cost Packaging Solution for Space-Grade and High-Reliability Integrated Circuits

Abhijeet Ghoshal·APOGEE SEMICONDUCTOR, INC., TX·2023–2025·COMPLETED
Donate

INSTITUTION

APOGEE SEMICONDUCTOR, INC., TX

PRINCIPAL INVESTIGATOR

Abhijeet Ghoshal

FUNDING

$1.0M

YEAR

2023

MOONBASE SCORE

Still being scored

LOADING MOONBASE SCORE

Abstract

This Small Business Innovation Research (SBIR) Phase II project enables the use of modern packaging technologies for integrated circuits in space applications. While failures in satellites are common and high insurance claims due to such failures are frequent, the space industry continues to use integrated circuits (ICs) that are either unreliable (non-space-grade) and are prone to failure, or space-grade ICs with large and costly packaging and compromised performance. This innovation offers a cost-effective and reduced-size solution for the packaging of ICs that can operate reliably over the extreme temperature cycles experienced in space applications. Wafer Level Chip Scale Packaging (WLCSP) is lighter, smaller, and has superior electrical and thermal performance when compared to traditional leaded packaging solutions. These attributes make it desirable to the space industry by reducing size and weight, while not compromising performance. As this packaging technology is limited due to its performance under temperature cycling, this project seeks to address this reliability problem by using existing manufacturing techniques coupled with a novel design concept. This Small Business Innovation Research (SBIR) Phase II project aims to redesign specific layers within the existing Wafer Level Chip Scale Packaging (WLCSP) to improve reliability under temperature cycling. The temperature cycle reliability problem in the WLCSP is caused by a thermal expansion rate mismatch of silicon die and the copper circuit board. This project will redesign the redistribution layer within the WLCSP to compensate for this mismatch by effectively moving the interconnects on the silicon die in accordance with the faster moving printed circuit board (PCB). This project will make the benefits of WLCSP accessible for the entire space community. This award reflects NSF's statutory mission and has been deemed worthy of support through evaluation using the Foundation's intellectual merit and broader impacts review criteria.

Directorate for Technology, Innovation, and PartnershipsARTIFICIAL INTELL & COGNIT SCISBIR Phase IIControl systems & applicationsADVANCED TECHNOLOGIES & INSTRMCOMMUNICATIONS RESEARCHthroughexistingcoupledlevellayersredesigncomparedphasecompensateworthyreflectsredistributionmeritcircuitsunderenableswaferoperate

Are you the primary organization running this research?

The two tools below are built for the principal investigator & host institution behind this project.